Crosslinked

One of 8,229 open polymer and materials roles on Crosslinked, each read for materials, degree, visa and salary. See roles like this

Semiconductor Research Engineer

Intel · Phoenix, AZ,today,verified 5 h ago
$142k – $200k

MS-level R&D / Research roles on Crosslinked list a median of $144k (119 that show pay).

Research and prototype metrology and packaging solutions for advanced semiconductor assembly, including optical and dimensional test methods.

Apply

Weekly, free, one-click unsubscribe.

Apply

Worth knowing

Why it is interesting. Prototype and validate new metrology for next-gen packaging including co-packaged optics, inside Intel's Assembly Materials Characterization Lab

Might not be for you. Metrology and device-physics focus, with materials science only a preferred area rather than the core

Bench and deskDeep specialist PhD-friendly Works with universities

Adjacent materials role:Assembly Materials Characterization Lab; materials science in design basis; materials characterization preferred; advanced packaging (EMIB, Foveros) metrology prototypes

H-1B filings

Intel filed 974 H-1B labor applications for scientist and engineer roles from Jan to Dec 2025.

Most common titles: Process Engineer, Engineering Manager, Quality Reliability Engineer. Median filed pay: $124K a year.

From U.S. Department of Labor disclosure data. A filing is a record of past hiring, not a promise about this role, so confirm sponsorship with the employer. Titles and filed pay · Every employer's filings

Seniority
Mid-level
Work
On-site
Type
Full-time
Degree
MS
Experience
4+ yrs
Industry
Semiconductor
Role
R&D / Research
Techniques
optical test metrologydimensional metrology,3 rolesthermomechanical analysismaterials characterization,132 roles
Benefits
stock bonuses

Role details

Job Details: Job Description: As a Semiconductor Research Engineer, you will play a crucial role in advancing Intel's assembly and packaging technologies. You will design, develop, and test innovative devices, interconnects, and packaging solutions, leveraging device physics, electromagnetics, and materials science. Your hands-on work will include prototyping and research to optimize performance, reliability, and cost, directly impacting Intel's technological leadership in semiconductor innovation.

Business Group Intel Corporation's Assembly Materials Characterization Lab, in Core Competency of Advanced Design and Customer Enabling is dedicated to enabling next-generation semiconductor technologies. This group combines cutting-edge research and development to deliver next generation metrology solution for advanced packaging solutions that drive miniaturization, performance enhancements, and functionality. As part of this dynamic team, you will contribute to Intel's mission to enhance technological capabilities and maintain industry leadership.

Key Responsibilities

Conduct research using device physics, optics, electromagnetics, and thermomechanical analysis to enable novel devices and packaging technologies. Design and fabricate metrology prototypes to validate groundbreaking concepts for semiconductor assembly and interconnect solutions. Develop testing methodologies for component and device characterization, including dimension, optical signal loss, and stressing. Plan and execute experiments with cross-functional teams to benchmark results against industry standards. Model and analyze trade-offs between design, performance, and reliability to ensure optimal solutions.

Collaborate with external vendors and researchers to support Intel's research pipeline. Behavioral traits: Lead and influence technical teams to achieve milestones. Analytical and problem-solving abilities to address unique engineering challenges. Excellent organizational and communication skills, with experience presenting findings and mentoring team members.

Qualifications

You must possess the below minimum qualifications to be initially considered for this position.

Preferred qualifications

are in addition to the minimum qualifications and are considered a plus factor in identifying top candidates.

Minimum Qualifications

Master's in Electrical Engineering, Physics, Materials Science, Mechanical Engineering, or a related field with 4+ years of experience- OR- PhD degree with 2+ years of experience. Experience mentioned above should be in the following areas: Research, including optical test metrology, Dimensional metrology, and packaging design methodologies. Programming skills in Python or MATLAB for engineering applications. Experimental setups and data analysis techniques for lab testing.

Preferred Qualifications

Experience with advanced Co-Packaged Optics (CPO). Experience with advanced packaging technologies like EMIB and Foveros architectures. Expertise in Design of Experiments (DOE), statistical analysis methods, and model-based problem-solving techniques. Familiarity with materials characterization techniques and cross-disciplinary collaboration. Join a team that thrives on innovation, collaboration, and excellence. Be part of shaping the future of semiconductor technology with Intel-apply today.

Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, Arizona, Phoenix Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry.

It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel . Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role This role will require an on-site presence. • Job posting details (such as work model, location or time type) are subject to change. • ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Related roles

Common questions

What is the salary for the Semiconductor Research Engineer role at Intel?

The listed annual base salary range is $142K–$200K. This figure is taken from the posting itself.

Does Intel sponsor H-1B visas?

Intel has filed H-1B petitions with the US Department of Labor in past years, but this specific posting does not explicitly mention sponsorship for the Semiconductor Research Engineer role. Confirm with the employer before applying if visa support is required.

Where is the Semiconductor Research Engineer role at Intel based?

This role is based in Phoenix, AZ.

What degree is required for the Semiconductor Research Engineer role at Intel?

The posting accepts the following combinations: MS + 4 years, PhD + 2 years.

How many years of experience does this Semiconductor Research Engineer role require?

The posting calls for at least 4 years of relevant experience.

What techniques or methods are required for this Semiconductor Research Engineer role?

optical test metrology, dimensional metrology, thermomechanical analysis.