Crosslinked

One of 4,371 polymer and materials roles on Crosslinked, each read for materials, degree, visa and salary. See roles like this

SA

Device Engineer

Samsung Austin Semiconductor · Taylor, TX1mo ago
$106k – $175k

BS-level Quality / Testing roles on Crosslinked list a median of $109k (162 that show pay).

Own end-to-end semiconductor yield analysis, defect correlation, and yield improvement across wafer fabs

Apply
Electronic materials · Quality / Testing roles, by email
Apply

Worth knowing

Why it is interesting. Central hub role spanning process integration, module, design, and FA teams at a leading-edge logic fab ramping new nodes.

Might not be for you. Pure data/yield analytics — no materials formulation, characterization, or polymer work; 5+ years foundry experience expected.

Computational or deskTechnical lead Senior hires only

The materials anglesemiconductor process (Lithography, Etch, CMP, PVD/CVD); correlate yield to electrical, inline, and defect data

H-1B filings

Samsung Austin Semiconductor filed 63 H-1B labor applications for scientist and engineer roles from Jan to Dec 2025.

Most common titles: Engineer II, Engineer I, Senior Engineer. Median filed pay: $96K a year.

From U.S. Department of Labor disclosure data. A filing is a record of past hiring, not a promise about this role, so confirm sponsorship with the employer. Titles and filed pay ·Every employer's filings

Seniority
Senior
Work
On-site
Type
Full-time
Degree
BS
Experience
5+ yrs
Industry
Semiconductor
Role
Quality / Testing
Benefits
401(k) matching with immediate vestingonsite café and workout facilitiespaid maternity and paternity leave

Role details

About Samsung Austin Semiconductor

Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow.

Come innovate with us!

Position Summary

The Yield Analysis & Improvement role is a critical technical leadership position focused on maximizing semiconductor manufacturing efficiency and product quality. The primary objective is to own end-to-end yield performance across wafer sort, parametric, and final testing. By leveraging advanced data mining, statistical analysis, and machine learning, the role identifies key yield limiters and develops automated analytics pipelines to correlate electrical failures with inline defect data, ensuring a seamless transition from technology launch to mass production ramp.

Beyond data analysis, this role serves as a central hub for cross-functional collaboration. The engineer partners with Process Integration, Module, and Design teams to optimize process windows, reduce variability, and resolve layout-dependent issues. Utilizing structured problem-solving methodologies and partnering with Failure Analysis (FA) teams for physical and electrical correlation, the role drives the root cause investigation and corrective actions necessary to contain yield excursions and improve overall manufacturability.

At the staff level, the role expands into strategic yield management and organizational leadership. This involves defining the long-term yield roadmap, establishing key performance indicators (KPIs), and leading high-priority task forces to resolve critical production risks. Furthermore, the position is responsible for mentoring junior engineers and interfacing with executive leadership to provide transparent insights into the health and risks of the fabrication process.

Role And Responsibilities

Here’s What You’ll Be Responsible For

Yield Analysis & Improvement

  • Own end-to-end yield performance across wafer sort, parametric test, and final test.
  • Perform advanced data mining and statistical analysis to identify yield limiters and drive improvement actions.
  • Generate yield detractors and correlate yield to electrical, inline, and defect data.

Process & Technology Optimization

  • Collaborate with process integration and module teams to reduce variability and improve process windows.
  • Define and execute defect reduction strategies. Partner with Module and Process Integration engineers to solve complex critical defect issues.
  • Support technology launch, ramp, and transfer across nodes and fab.

Root Cause & Failure Analysis

  • Lead root cause investigations using structured problem-solving methodologies.
  • Partner with FA teams (EFA/PFA) to correlate physical defects with electrical signatures.
  • Collaborate with Design and Product teams to ensure manufacturability and resolve layout-dependent yield issues before mass production ramp.
  • Drive containment and corrective actions for yield excursions.

Data Science & Modeling

  • Apply statistical analysis, machine learning, and predictive modeling to yield datasets.
  • Develop automated analytics pipelines (Python, JMP, SQL).
  • Develop and maintain sophisticated yield models.

Yield Management (Staff-level expectation)

  • Define yield roadmap, KPIs, and improvement strategy.
  • Lead task forces for major yield excursions.
  • Mentor junior engineers and establish best practices.
  • Interface with executive leadership on yield health and risks.

Skills And Qualifications

Here's what you'll need

Basic Qualifications

  • B.E. M.Sc., or PhD in Electrical Engineering, Materials Science, Physics, Applied Physics, or related field.
  • 5+ years of experience in semiconductor yield or process integration preferred
  • Foundry Background: Direct experience at a leading-edge fab focusing on FinFET or Gate-All-Around (GAA) architectures.

Technical Skills

  • Strong understanding of semiconductor device physics, wafer fabrication, and transistor performance and semiconductor process (Lithography, Etch, CMP, PVD/CVD).
  • Coding skills for data manipulation (Python, SQL).
  • Proficiency in statistical analysis software (Spotifre, JMP, Related python library).

*The current base salary range for this role is between $106,000 - $174,500. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance.*

Total Rewards

At Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location.

We offer a comprehensive benefits package, including:

  • Medical, dental, and vision insurance
  • Life insurance and 401(k) matching with immediate vesting
  • Onsite café(s) and workout facilities
  • Paid maternity and paternity leave
  • Paid time off (PTO) + 2 personal holidays and 10 regular holidays
  • Wellness incentives and MORE

Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance.

All positions at Samsung Austin Semiconductor are full-time on-site.

U.S. Export Control Compliance

This role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization.

Trade Secrets Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

  • Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.
  • Samsung Electronics America, Inc. and its subsidiaries are committed to Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

Related roles

Common questions

What is the salary for the Device Engineer role at Samsung Austin Semiconductor?

The listed annual base salary range is $106K–$175K. This figure is taken from the posting itself.

Does Samsung Austin Semiconductor sponsor H-1B visas?

Samsung Austin Semiconductor has filed H-1B petitions with the US Department of Labor in past years, but this specific posting does not explicitly mention sponsorship for the Device Engineer role. Confirm with the employer before applying if visa support is required.

Where is the Device Engineer role at Samsung Austin Semiconductor based?

This role is based in Taylor, TX.

What degree is required for the Device Engineer role at Samsung Austin Semiconductor?

This role requires a BS.

How many years of experience does this Device Engineer role require?

The posting calls for at least 5 years of relevant experience.